Client's ref.: 92-093

File: 0492-A40184-US/Dennis/kevin

TITLE

FLIPFLOP

BACKGROUND OF THE INVENTION

Field of the Invention

5

10

15

20

25

The present invention relates to a logic circuit, and more particularly to a flipflop.

Description of the Related Art

Flipflops are basic units for integrated circuits (ICs), of which performance has a significant effect on performance thereof. Many kinds of flipflops have developed among which sense amplifier-based flipflops have received focus. Fig. 1 shows a conventional flipflop 10 composed of 24 transistors, which cause signal variations resulting serious logic errors during application.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to improve the speed of flipflops.

Another objection of the present invention is to reduce the number of transistors required in the flipflops, and thus, reduce required chip area.

Another objection of the present invention is to eliminate signal variations inherent in existing flipflop structure.

According to the above mentioned objects, the present invention provides a flipflop in which a differential pair is coupled to two inverse input signals. A first latch unit

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin

is connected to the differential pair in parallel, and includes a first node and a second node coupled to generate complementary latch signals according to the first and second data signals. A signal amplification circuit is coupled to the differential pair and the first latch unit to generate complementary amplified signals according to the complementary latch signals. A second latch unit is coupled to the signal amplifier circuit to generate complementary static output signals according to the complementary amplified signals and to maintain the complementary static output signals.

According to the above mentioned objects, the present invention also provides another flipflop. In the flipflop, a first transistor includes a first terminal coupled to a first voltage, and a second terminal coupled to a first node. A second transistor includes a first terminal coupled to the first node, a control terminal coupled to a control terminal of the first transistor, and a second terminal coupled to a common node. A third transistor is coupled between the first voltage and the first node. A fourth transistor is coupled between the first node and the common node, and includes a control terminal coupled to a first input signal. A fifth transistor includes a first terminal coupled to the first voltage, a second terminal coupled to a second node, and a control terminal coupled to the first node. A sixth transistor includes a control terminal coupled to the control terminal of the fifth transistor, a first terminal coupled to the second node and the control terminal of the first transistor, and a second terminal coupled to the common node.

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin

A seventh transistor is coupled between the first voltage and the second node. An eighth transistor is coupled between the second node and the common node, and includes a control terminal coupled to a second input signal. The first input signal is the inverse of the second input signal. A ninth transistor is coupled between the common node and a second voltage, and control terminals of the third, seventh and ninth transistors are coupled to a control signal. A signal amplification circuit includes two input terminals coupled to the first and second nodes respectively, a first control terminal coupled to the control terminal, a second control terminal and a third control terminal respectively coupled to the second and first input signals, a first output terminal and a second output terminal. Two cross-coupled inverters include input terminals coupled to the first and second output terminals of the signal amplification circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention can be more fully understood by the subsequent detailed description and examples with reference made to the accompanying drawings, wherein:

- Fig. 1 is a diagram of a conventional flipflop;
- Fig. 2 is a diagram of a flipflop according to a first embodiment of the present invention;
- Fig. 3 is a diagram of a flipflop according to a second embodiment of the present invention; and
- Fig. 4 shows a transient simulation wave of the three flipflops shown in Fig. 1 and those shown in Figs. 2 and 3.

Client's ref.: 92-093 Final

File: 0492-A40184-US/Dennis/kevin

DETAILED DESCRIPTION OF THE INVENTION

First embodiment

5

10

15

20

25

Fig. 2 is a circuit diagram according to a first embodiment of the present invention. As shown in Fig. 2, the flipflop 100 comprises a sense amplifier SA, a current source transistor MO, a signal amplification circuit SAC and a second latch unit L2.

The sense amplifier SA receives two input signals D+ and D- and outputs complementary latch signals. amplifier SA includes a first latch unit L1 and a differential circuit DC. The first latch unit L1 is coupled between a first voltage VDD and a common node COM, and includes a first latch unit L1 with a first node S and a second node R to output complementary latch signals, wherein the complementary latch signals are the voltage levels at the node S and R respectively. The differential circuit DC is connected to the first latch unit L1 in parallel, and includes a differential pair composed of transistors M1 and M2 and two charge transistors M3 and M4. Control terminals of the transistors M1 and M2 are coupled to the input terminals D+ and D-, and the input terminals D+ and D- are the inverse of each other. A current source transistor MO is coupled to the sense amplifier SA and a second voltage GND, includes a first terminal coupled to the common node COM, a second terminal coupled to the second voltage GND, and a control terminal coupled to a control signal CK.

The differential circuit DC includes a differential pair composed of transistors M1 and M2 receiving the input signals D+ and D-, and two charge transistors M3 and M4. As shown in Fig. 2, the transistor M3 is coupled between the first voltage

Client's ref.: 92-093

File: 0492-A40184-US/Dennis/kevin

VDD and the node S of the first latch unit L1, the transistor M4 is coupled between the first voltage VDD and the node R of the first latch unit L1, and the control terminals of the transistors M3 and M4 are coupled to the control signal CK. The transistor M1 is coupled between the node S and the common node COM, the transistor M2 is coupled between the node R and the common node COM, the control terminals of the transistors M1 and M2 are coupled to the input signals D+ and D-respectively.

10

15

20

25

5

In this embodiment, the first latch unit L1 includes two cross-coupled inverters to generate complementary latch signals according to the differential circuit DC and the input signals D+ and D-, wherein the complementary latch signals are the voltage level at the nodes S and R respectively. first latch unit L1 can be implemented by two cross-coupled inverters. As shown in Fig. 2, the first latch unit L1 includes the transistors $M5\sim M8$, wherein the transistors $M5\sim M8$ and M7 constitute an inverter and the transistors M6 and M8 constitute another inverter. The transistor M5 includes a first terminal and a second terminal coupled to the first voltage VDD and the node S respectively. The transistor M7 includes a first terminal and a second terminal coupled to the node S and the common node COM respectively. The control terminals of the transistors M5 and M7 are coupled to the node In addition, the transistor M6 includes a first terminal and a second terminal coupled to the first voltage VDD and the node R respectively. The transistor M8 includes a first terminal and a second terminal coupled to the node R and the

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin common node COM respectively. The control terminals of the transistors M6 and M8 are coupled to the node S.

The signal amplification circuit SAC includes two input terminals coupled to the nodes S and R, a first control terminal coupled to the control signal CK, a second control terminal coupled to the control terminal of the transistor M2 and the input signal D-, and a third control terminal coupled to the control terminal of the transistor M1 and the input signal amplification circuit SAC D+. The signal generates complementary amplified signals according to the complementary latch signals at the nodes S and R.

In this embodiment, the signal amplification circuit SAC includes an inverter composed of transistors M9 and M10, another inverter composed of transistors M13 and M14, and transistors M11, M12, M15 and M16. The transistor M9 includes a first terminal coupled to the first voltage VDD, a second terminal as an first output terminal coupled to the node S2 of the second latch unit L2, and a control terminal coupled to the node S of the first latch unit L1. The transistor M10 includes a first terminal coupled to the second terminal of the transistor M9, and a control terminal coupled to the first node S of the first latch unit L1 and the control terminal of the transistor M9. The transistor M11 includes a first terminal coupled to the second terminal of the transistor M10, and a control terminal coupled to the control terminal of the transistor M2, wherein the transistor M11 is controlled by the input signal D-. The transistor M12 is coupled between the second voltage GND and the second terminal of the transistor M11, and includes a control terminal coupled to

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin

the control signal CK. Similarly, the transistor M13 includes a first terminal coupled to the first voltage VDD, a second terminal as a second output terminal coupled to the node R2 of the second latch unit L2, and a control terminal coupled to the node R of the first latch unit L1. The transistor M14 includes a first terminal coupled to the second terminal of the transistor M13, and a control terminal coupled to the node R of the first latch unit L1 and the control terminal of the transistor M13. The transistor M15 includes a first terminal coupled to the second terminal of the transistor M14, and a control terminal coupled to the control terminal of the transistor M1, wherein the transistor M15 is controlled by the input signal D+. The transistor M16 is coupled between the second terminal of the transistor M15 and the second voltage GND, and includes a control terminal coupled to the control signal CK. In this case, the complementary amplified signals are the voltage levels at the drain terminals of the transistors M9 and M13 respectively.

The second latch unit L2 includes nodes S2 and R2 coupled to the signal amplification circuit SAC to generate complementary static output signals according to the complementary amplified signals and maintain the complementary static output signals. In this embodiment, the second latch unit L2 includes inverters INV1 and INV2. The input terminal of the inverter INV1 is coupled to the output terminal of the inverter INV2, and the connected node thereof serves as the node S2 of the second latch unit L2. The input terminal of the inverter INV2 is coupled to the output terminal of the inverter INV2 is coupled to the output terminal of the inverter INV1, and the connected node thereof serves

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin as the node R2 of the second latch unit L2. In this case, the complementary static output signals are the voltage levels at the output terminals Q- and Q+ of the second latch unit L2.

Operations of the flipflop 100 are described as following.

The transistors M3 and M4 are turned on such that the nodes S and R are charged to logic 1, when the control signal CK is logic 0. The transistors M3 and M4 are turned off at the rise of the control signal CK, such that the transistors M0, M1, M6, M7, M9, M12, M14, M15 and M16 are turned on and the transistors M2, M5, M8, M10, M11 and M13 are turned off if the input signal D+ is logic 1 and the input signal D- is logic 0. Consequently, the voltage level at node S changes from logic 1 to logic 0 while the voltage level at node R remains at logic 1. Thus, the voltage level at the output terminal Q+ is pulled up to logic 1 while the voltage level at the output terminal Q- is pulled down to logic 0. On the contrary, the transistors M3 and M4 are turned off at the rise of the control signal CK, such that the transistors MO, M1, M6, M7, M9, M12, M14, M15 and M16 are turned off and the transistors M2, M5, M8, M10, M11 and M13 are turned on if the input signal D+ is logic 0 and the input signal D- is logic 1. Consequently, the voltage level at node R changes from logic 1 to logic 0 while the voltage level at node S remains at logic 1. Thus, the voltage level at the output terminal Q- is pulled up to logic 1 while the voltage level at the output terminal Q+ is pulled down to logic 0. When the control signal CK changes to logic 0, the nodes S and R are charged to logic 1 and the transistors

Client's ref.: 92-093 Final

File: 0492-A40184-US/Dennis/kevin M9~M16 are turned off such that voltage level (complementary static output signals) at output terminals Q+ and Q- can be latched.

Second embodiment

5

10

15

20

25

Fig. 3 is another circuit diagram according to a second embodiment of the present invention. As shown in Fig. 3, the flipflop 100' is similar to the flipflop 10 except for the signal amplification circuit SAC' use of pseudo-PMOS dynamic technique, thereby further improving the speed of the flipflop. In the flipflop 100', the load of the sense amplifier SA can be lowered due to the pseudo-PMOS dynamic technique such that the speed of the flipflop is improved. For brevity, description of like structures is omitted.

The signal amplification circuit SAC' can be implemented by transistors M9~M14. The transistor M9 includes a first terminal coupled to the first voltage VDD, a second terminal coupled to the node S2 of the second latch unit L2, and a control terminal coupled to the node S of the first latch unit L1. The transistor M10 includes a first terminal coupled to the second terminal of the transistor M9, and a control terminal coupled to the control terminal of the second transistor M2, wherein the transistor M10 is controlled by the input signal D-. The transistor M11 is coupled between the second voltage and the second terminal of the transistor M10, and includes a control terminal coupled to the control signal CK. The transistor M12 includes a first terminal coupled to the first voltage VDD, a second terminal coupled to the node R2 of the second latch unit L2, and a control terminal of the node R

Client's ref.: 92-093

٠5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin

of the first latch unit L1. The transistor M13 includes a first terminal coupled to the second terminal of the transistor M12, and a control terminal of the transistor M1, wherein the transistor M13 is controlled by the input signal D+. The transistor M14 is coupled between the second voltage GND and the second terminal of the transistor M13, and includes a control terminal coupled to the control signal CK, wherein the transistors M11 and M14 are controlled by the control signal CK.

Operations of the flipflop 100' are described as following.

The transistors M3 and M4 are turned on such that the nodes S and R are charged to logic 1, when the control signal CK is logic 0. The transistors M3 and M4 are turned off at the rise of the control signal CK, such that the transistors M0, M1, M6, M7, M9, M11, M13 and M14 are turned on and the transistors M2, M5, M8, M10 and M12 are turned off if the input signal D+ is logic 1 and the input signal D- is logic 0. Consequently, the voltage level at node S changes from logic 1 to logic 0 while the voltage level at node R remains at logic Thus, the voltage level at the output terminal Q+ is pulled up to logic 1 while the voltage level at the output terminal Q- is pulled down to logic 0. Conversely, the transistors M3 and M4 are turned off at the rise of the control signal CK, such that the transistors M1, M6, M7, M9 and M13 are turned off and the transistors MO, M2, M5, M8, M10, M11, M12 and M14 are turned on if the input signal D+ is logic 0 and the input signal D- is logic 1. Consequently, the voltage level at node R changes from logic 1 to logic 0 while the voltage level at

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin node S remains at logic 1. Thus, the voltage level at the output terminal Q- is pulled up to logic 1 while the voltage level at the output terminal Q+ is pulled down to logic 0. When the control signal CK is changed to logic 0, the nodes S and R are charged to logic 1 and the transistors M9~M14 are turned off such that voltage level (complementary static output signals) at output terminals Q+ and Q- can be latched.

In the second embodiment, transistors M10 and M13 are added to turn off the discharge path when voltage level at output terminal (Q+ or Q-) charges from logic 0 to logic 1. The voltage level at output terminal (Q+ or Q-) decreases from the first voltage VDD and there is a static current path if the input signals D+ and D- change in the evaluation phase(control signals CK is logic 1). The proper logic operation is ensured by carefully selecting the dimensions of the transistors. Moreover, in high speed applications, dynamic power dissipation due to continuous switching at high frequency dominates and the added static power dissipation is not significant. Consequently, the flipflop 100' is well-suited to radio frequency (RF) applications.

In the first and second embodiments, the bulk node (not shown) of the transistors M1, M2, M7 and M8 are coupled to the second voltage GND such that the source terminals (COM) of the transistors M1, M2, M7 and M8 are charged to logic 1 (VDD) along with the nodes R and S when the control signal CK is logic 0. Consequently, source-to-bulk bias voltage is generated to increase to the threshold voltages of the transistors M1, M2, M7 and M8. This can reduce the charge storage in the common node COM and decrease the voltage level

Client's ref.: 92-093

5

10

15

20

FLUAL

File: 0492-A40184-US/Dennis/kevin when the transistors M1, M2, M7 and M8 are turned off. Thus, the transition speed of the sense amplifier SA is improved at the rising edge of the control signal CK.

For comparison with the conventional flipflop 10 shown in Fig. 10, HSPICE simulations using BSIM3.1 (Level 49) transistor models for a standard digital process (0.25UM logic 2.5V process) are performed for flipflops 10, 100 and 100' under the same conditions, wherein power supply voltage VDD is 2.5V and the load capacitances at the output nodes are 0.1pF.

Table 1 shows performance comparison of the flipflops 10, 100 and 100'.

| | Clock- | to-out | put delay | | | |
|-----------------|--------|--------|-----------|-------|------|------|
| | (Tco) | | | Power | PDP | NDDD |
| | 0 . 1 | 1→0 | Speed-up | (µW) | (fJ) | NPDP |
| | 0→1 | | factor | | | |
| FF circuit 10 | 243ps | 228ps | 1.0 | 862 | 209 | 1.00 |
| FF circuit 100 | 222ps | 217ps | 1.10 | 867 | 192 | 0.92 |
| FF circuit 100' | 186ps | 189ps | 1.29 | 713 | 135 | 0.65 |

Table 1

The clock-to-output delays (Tco) are the times that the voltage levels of the output terminals rise to 2.0V and the voltage levels of the output terminals fall to 0.5V after the control signal CK changes to logic 1. The speed-up factor is the worst case of the clock-to-output delay time, which is the larger value of $0\rightarrow 1$ and $1\rightarrow 0$ transition times. The power consumption, the power-delay product (PDP) and normalized power-delay product (NPDP) are measured when clock signal CK with a clock frequency of 500MHz and the input signals (D+ and D-) with a frequency of 250MHz.

Client's ref.: 92-093

5

10

15

20

25

File: 0492-A40184-US/Dennis/kevin

In this case, $0\rightarrow 1$ and $1\rightarrow 0$ transition times of the conventional flipflop are 243 picoseconds (ps) and 228 picoseconds (ps) respectively. Compared to the conventional flipflop 10 shown in Fig. 1, the flipflop 100 of the present invention presents, $0\rightarrow 1$ and $1\rightarrow 0$ transition times of 222 picoseconds (ps) and 217 picoseconds (ps) respectively, a speed factor of 1.10, power consumption is approximately the same, and the power-delay product (PDP) is reduced by 8%. Similarly, the flipflop 100' of the present invention present $0\rightarrow 1$ and $1\rightarrow 0$ transition times of 186 picoseconds (ps) and 189 picoseconds (ps) respectively, a speed-up factor 1.29, and power consumption and power-delay product (PDP) are reduced by 17% and 35% respectively. Consequently, the flipflops 100 and 100' are faster than the conventional flipflop 10. Further, while the conventional flipflop 10 needs 21 MOS transistors, the flipflop 100 of the present invention needs only 21 MOS transistors and the flipflop 100' only requires 19 MOS transistors. Consequently, the flipflops 100 and 100' require less chip area than the conventional flipflop 10.

Fig. 4 shows a transient simulation wave of the three flipflops 10, 100 and 100' with clock signal CK with a clock frequency of 500MHz and the input signals with a frequency of 500/3 MHZ. CK is the control signal, D+ is the input signal, S11 is the voltage level at the node S of the conventional flipflop 10, and Q1+ is the voltage level of the output terminal Q+ of the conventional flipflop 10. In addition, Q2+ is the voltage level of the output terminal Q+ of the flipflop 100 of the present invention and Q3+ is the voltage level of the output terminal Q+ of the present

Client's ref.: 92-093

5

10

15

File: 0492-A40184-US/Dennis/kevin invention. As shown in Fig. 4, the conventional flipflop 10 may produce signal variations GH, which can result in serious logic error in general applications. Flipflops 100 and 100' of the present invention, however, present no signal variations.

The present invention, accordingly, provides increased speed, requires fewer transistors, and less chip area, and free of signal variations.

While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.